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Abstract 
A digital controller is designed and implemented by a 
Digital Signal Processor (DSP) to replace the Pulse Width 
Modulator (PWM) and error amplifier compensation 
network in a two wheeler forward converter. 
The DSP controller is designed in three approaches:- 
a) Discretization of analog controller --- the design is based 
on the transfer function of the error amplifier compensation 
network. 
b) Digital PID controller design --- the design is based on 
the general form of the pulse transfer function of PID 
controller. 
c) Deadbeat controller design --- the design is based on the 
open-loop pulse transfer function of the power converter. 
The controller design is optimised by running computer 
simulation with the MATLAB numerical calculation 
package and the experimental results agree with the 
simulated analysis. 
1 Introduction 
Conventionally, switched mode power converter is 
controlled by monolithic IC which included the functions of 
oscillator, error amplifier and pulse width modulator 
(PWM). To stabilise the control loop, a compensation 
network should be connected to the error amplifier. This 
compensation network affects the stability and the frequency 
response of the converter. Thus the performance of the 
converter is highly dependent on the design of the 
compensation network which consists of resistors and 
capacitors. However, these components are often influenced 
by environmental disturbances such as electrical noise, 
temperature and ageing etc. 
As microelectronics and microprocessors have been 
highly developed in the last decade, the realisation of 
sophisticated and inexpensive digital control system 
becomes feasible. The advantages of digital controllers are: 
a) being digital in nature, they are less dependent on the 
accuracy and stability of passive and active components; and 
b) they can be configured by software 
The latter feature is especially important when digital 
controllers are used to close feedback loops. It is because 
they permit one to realise sophisticated control laws which 
are difficult, and sometimes impossible, to realise by analog 
compensation network. Therefore, it is worth to investigate 
the methods of designing digital controllers. 
This paper presents the methods of designing a digital 
controller for a two wheeler forward converter. The designs 
are optimised by running computer simulation and the 
controller is then implemented with the DSP, TMS320C30, 
produced by Texas Instrument. The Evaluation Module 
(EVM) of this processor is used in the development. The 
EVM consists of a TMS320C30 DSP chip, a PC host 
communication interfacing circuit and an analog interfacing 
circuit. 
2 Power Circuit 
L A L l i  
(a) The Two Wheeler Forward Converter 
rL= resistance of L I  
r ,  IC= ESR of C2 Nr . 
I I i. 
(b) A Basic Buck Converter 
Fig.1 The Power Circuit of Two Wheeler Forward Converter 
Fig. 1 (a) shows the two wheeler forward converter with 
1 I O  V ac input and 5 V dc output. The bridge rectifier BR1 
rectifies the ac line to a raw high-voltage V,, and the input 
capacitor C1 filters V,, which in turn is fed into the 
MOSFETs QI and 42. The MOSFETs are turned on and 
off simultaneously at a rate of 20 kHz, thus high-frequency 
ac voltage is produced across the transformer TI. The ac 
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voltage is coupled to the secondary winding of the 
transformer, rectified and then filtered to dc voltage. The 
operation of the converter is the same as a buck converter 
(Fig.1 (b)). The input and output of a buck converter is 
related by 
VOut=VsD ._.__....... (1) 
To design the DSP controller, the transfer function of the 
converter is required. For constant input voltage, the 
control-to-output transfer function [l]  G(s) is 
where D is the duty cycle. 
sRCzr,+R 
...( 2) 
G(s) = "' s2C~L~(R+r,)ts[RC~r,+C~r~(R+rc)+L~]+r~+R 
where L, = 180pH ; 
C, = IOOOpF ; 
V, = 16.7 V ; 
3 Z - Transform 
The Z-transform is a highly valuable approach for 
formulating, analysing and solving problems in the discrete 
domain. Similar to the advantages of the Laplace transform 
in the continuous time domain, the major benefit is in the 
reduction of the complexity of equations to relatively simple 
algebraic equations. The basic Z-transform may be defined 
as follow 
r, = 0.2Q ; 
r, = 0.08Q; 
R = 1R (Full Load). 
Z[f,] = F(z) = ,? fiz- '._..._.__._. (3) 
where z is a complex variable and f, is a set of data which 
represents a continuous-time function sampled in discrete 
time interval. The complex variable in discrete domain is 
related to the complex variable in continuous time domain 
by 
I=o 
z = esT _.__._.__._. (4) where T is the sampling period. 
4 Sampling Frequency 
The sampling theorem states that a sampled continuous 
signal may be reconstructed from its samples if and only if 
the frequency contents of the signal is lower than half of the 
sampling frequency. Therefore, the sampling frequency F, 
of the AID converter is at least two times the expected 
bandwidth of the system. In general, the sampling frequency 
should be as high as possible, but it is usually limited by the 
speed of the A D  converter and the DSP. Moreover, the 
power converter is actually discrete system because it is 
controlled by the duty cycle which can only be changed at 
discrete time. Therefore, a sampling rate higher than the 
operating frequency of the power converter may not 
improve the performance and the optimum sampling 
frequency is below the operating frequency of the power 
converter. For the DSP controller mentioned in this paper, 
the sampling frequency is chosen to be 10 kHz. 
5 System Analysis 
5.1 Difference Equation and Pulse Transfer 
Function 
block diagram shown in Fig. 2. 
The DSP controlled power converter is represented by the 
Circuit 
drive 
circuit 
Clock T 
of DSP 
Digital 
Signal 
Processor 
Sampling 4$i Interface 
Converter 
I 
I
Fig. 2 Block Diagram of DSP Controlled Power Converter. 
In Fig. 2, the A/D Converter converts continuous output 
signal V,,,(t) to digital form which is readable for DSP. The 
conversion is done at discrete instants so that the DSP 
receives the data V,,(T), V,,(2T) ......, V,,,(kT) at t = T, 
2T ...... kT respectively. When the DSP receives a data at kT, 
it processes the data and generates a constant frequency 
pulse signal with variable duty cycle D(kT). As the output of 
the converter is controlled by the duty cycle, the feedback 
loop is closed. The input data and the output of DSP are 
related by a linear difference equation with constant 
coefficients: 
D(kT) + a,D((k-1)T) + a2D((k-2)T) +....+ akD(0) 
= boV,,(kT) + b,V,((k-l)T) +....+ bkV,,r(0)........(5) 
where V,,(kT) = VOut(kT) - V,, 
V,,, is a reference value and V,,(kT) is the error voltage. 
Taking Z-transform in Equ. 5 and using the backward shift 
property of Z-transform, 
. . . . . . . . . . . . (6)  K(z) - D(z) - bozk + bizk-' + .._. + bt V d z )  zk +a,z" +a2zk-* +.... + ak 
where K(z) is the Pulse Transfer Function (PTF) of the 
DSP controller. The concept of transfer function in 
frequency domain can be applied in digital system using 
pulse transfer function. 
5.2 System Discretization 
Continuous system can be discretized by Z-transform. 
The resultant PTF G,(z) of the discretized system is called 
the ZOH equivalent of G(s). G,(z) is given by 
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However, the digital controller is designed in such a way 
that the data transmission and processing time is exactly 
equal to T. This means the output voltage of the power 
converter sampled at t = kT will be used to compute the duty 
cycle of driving signal at t = (k+l)T. Therefore, there is one 
sampling period time delay for a signal to go through the 
feedback loop. Since the complex variable z represents one 
sample delay, the resultant PTF of the system will be 
Go(z) = 4 2 3 7 1  (1 - - ............. (7) G(s)  
Go (z) can be obtained by Equ. (2) and (7), 
(8) 
Go(z) = *Z[,] (1 - G(s)  = K Nlz+N2 ............ 
Z(Z* +Dlz+D2)  
RC2r,+C2rL(rcfR)+L~ . 
a =  2C2LI(R+r,) ' b = L '  G r C  '
-a2 
C2L I (R + r 3  
5.3 Stability Cri ter ion 
When a system is analysed in frequency domain, its 
stability is depended on the locations of poles in the s-plane. 
The control theory states that the system is stable if all poles 
of the system transfer function are located in the left half 
plane of the s-plane. For Z-transform, the left half plane of 
the s-plane is mapped into the unity circuit in z-plane. (as 
shown in Fig. 3) Therefore, a digital system is stable if all 
the poles of the closed-loop pulse transfer function are 
located inside the unity circle. 
performance. The gain-phase plot for the open-loop 
converter can be obtained by plotting 
Gain = ,/Real[G0(dwT)]* + Imag[Go(eJWT)] 
h a g [  Go(dWT) 
Real[ Go(dwT)] 
Phase = tan-' 
The gain and phase of Go (z) is plotted by MATLAB and 
shown in Fig. 4. 
Gain (dB) 
10 
0 
-10 
-20 
-30 
10' 
Phase (deg) 
-180 
-230 
z-transform 
n 
Fig. 3 The mapping of s-plane and z-plane 
5.4 Frequency  Response Analysis 
Similar to continuous system, the frequency response of 
the discretized system can be evaluated. Then a suitable 
controller can be designed to achieve the optimum system 
10' loa i o 3  10' 
Frequency (Hz) 
Fig. 4 Gain-Phase Plot of G,(z) 
6 Controllers Design 
6.1 Analog Compensat ion Network  
The circuit shown in Fig. 5 is often used to compensate 
the open-loop transfer function of switched mode power 
converter. This compensation network has very high DC 
gain and well controlled roll off. The transfer function [ I ]  is 
where 
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The error amplifier compensation network has high gain 
at low frequency. This enhances the gain of the system so 
that the line and load regulation can be improved. In 
contrast, the gain of the network decreases continuously at 
high frequency. Thus the high frequency ripple and noise 
from the output of the power converter cannot be magnified 
in the control loop. Moreover, the phase in between fzl and 
fp2 is boosted up in order to obtain the optimum phase 
margin. 
Gain (dB) 
20 loglAl 
A=open loop gain of the op-amp 
- 2 W E C  key 
0 ' j  
f+"' @,=F @2=- sp2 
2a 2x 
Frequency (Hz) 
Phase(deg) 2n 
-90 
Fig. 5 Error Amplifier Compensation Network 
By superimposing the gains and phases of the stages 
around the loop, the expected loop gain and phase of the 
overall system are generated. Using this method, a 
compensation network is designed and the loop gain and 
phase of the resultant converter are measured by Gain-Phase 
Analyser. The Gain-phase plot is shown in Fig. 6. 
The bandwidth of the resultant converter is 1150 Hz and 
the phase margin is 40". 
6.2 Discretization of Analog Compensation 
Network 
Analog compensation network can be discretized by 
bilinear transformation [2]. This transformation simply 
substitutes the complex variable s by 
Then the pulse transfer function of the discretized analog 
controller will be 
e 1 6 B L  e 4. 6 . 8 1  i d 6 8 1  
10 080 Hz G T ' D I V  10 00 d B  ';!ART 
R D I d  50 08 d e y  =TOP 20 000 000 Hz 
Fig. 6 Gain-phase Plot for K(s)G(s) 
(Analog Compensation Network) 
spispzT (2+s, lT)~ '  +(2s,lT)z+(szlT2 -2) 
-~ ] ........ (10) 
- 2SZi [ ( 2 + s p ~ T ) z 2 - 4 z + ( 2 - s p ~ T )  
By inverse Z-transform, K(z) is transformed to a 
The loop gain and phase of the resultant converter can be 
where 
difference equation and implemented by the DSP. 
checked by MATLAB. 
Gain = /Real[K(eJwT)G~(eJWT)]2 + 11nag[K(eJ"~)G~(eJ"~)]~ 
h a g [  K(eJwT)Go(eJwT)] 
Real[ K(eJwT)Go(eJwT)] 
Phase = tan-' 
The loop gain and phase of the converter can be measured 
by Gain-Phase Analyser. The measured result is compared 
with the simulated result (dotted line) in Fig. 7. 
A - T / R ( d B I B :  B 0 MKR 595 076 H z  
fi MAX 30 00  d 6  G A I N  -1.61141 d E  
b MHX 380,.8 d e g  PHpSE . 3.80325 d F g  
2 d~ 6 S I  2 4 5 9 1  e 14. 
18 OB@ Hz  f i , ' D I V  10.00 dR STGPT 
6 r ' D I V  50 00 d r g  STOP 5 000.00P Hz 
Fig. 7 Gain-phase Plot of K(z)G,(z) 
(Discretized Analog Controller) 
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The bandwidth of the closed-loop system is 590 Hz and 
the phase margin is IO". It is a marginal design, however, 
the system is theoretically stable. 
6.3 Digital PID Controller Design 
To design a digital PID controller for the power 
converter, the transfer function of an analog PID controller 
is fust considered. 
where K, is the proportional gain, Ki is the integral gain, 
and K, is the derivative gain. 
Similar to the Laplace transform in continuous time 
domain, the integrator and differentiator can be represented 
by pulse transfer iimction in discrete domain. 
T(z+ 1) Integrator = -' 
2(z - 1) ' 
Differentiator = z-l 
Thus the pulse transfer function of a digital PID controller 
Tz 
is 
T(z+l )  z - 1  K ( Z ) = K p + K i m  + K d p  ............ (11) 
Tz 
To simplify the design, K(z) can be designed such that the 
zeros of K(z) cancel the poles of G,(z) It can be easily done 
by selecting suitable values of K, , K, , and K,. However, it 
is necessary to check the location of poles of the resultant 
closed-loop system. For a stable digital system, all the poles 
of the system should be located m i d e  the unity circuit in 
z-plane 
The resultant pulse transfer function is transformed mto a 
difference equation by inverse Z-transform and implemented 
by DSP 
The loop gain and phase of the resultant converter are 
plotted by MATLAB (dotted line) and Gain-phase analyser, 
the results are shown in Fig. 8 .  
H T ' R ( d B ) B  8 0 MCR 963.259 H z  
FI I lHr  4!4 00 d t i  G A I N  -301 009 m d B  
E N A ' i  300,.0 . d e g  PHASE 45.1789 d e s  
. .  
e J 6 8 1  i 1 b V l  2 'I 
Fig. 8 Gain-phase Plot of K(z)G,(z) 
(PID Controller) 
The bandwidth of the resultant converter is 963 kHz and 
the phase margin is 45". 
6.4 Deadbeat Controller Design 
Deadbeat Control is also called Finite Settling Time 
Control which forces the output of the system to its expected 
value after a fmite number of sampling intervals. To design 
a deadbeat controller, the G,(z) is directly transformed into a 
difference equation by using inverse Z-transform. 
V,(k) + DIVm(k-l) + DZV,,(k-2) = KNlD(k-2) + KN,D(k-3) 
Increasing k by one and by two in the above equation 
will give 
V,,(k+l) + DIV,,(k) + D2V,,(k-I) = KN,D(k-1) + KNzD(k-2) 
V,,(k+2) + DIV,(k+l) + D,V,,(k) = KNID(k) + KNZD(k-1) 
Combining these equations will give, 
V,(k+2) + (Dz-Di2)Vem(k) - DiD,V,(k-l) 
= KNlD(k) + K(N,-N,Dl)D(k-l) - KN,DlD(k-2) 
As mentioned before, the digital controller has one 
sample delay. When the A D  converter samples a data 
V,,(k) at kT , the deadbeat controller gives D(k) at (k+l)T 
(after one sample delay) and forces the V,,(k+2) to zero at 
(k+2)T. Therefore, the expected output error is exactly equal 
to zero after two sampling period. To do so, let V,(k+2) 
equal to zero in the above equation, 
-N2D(k-1)+NzDlD(k-2) ........... (12) 
N I  NI  
Then a difference equation of the deadbeat controller is 
obtained and it can be directly implemented by DSP 
A'T/RldBIB 8 o MKH 9713.341 H z  
A MAX 30.0B d E  G A I N  14B.867 mdE 
E MRX. 300..B . d e s  PHp5E I 35 1952 d F s  
ha=-=+--. %+-I . \ %  
10 000 Hz 
5 il0l3 MBn Hr  
Fig. 9 Gain-Phase Plot of K(z)G,(z) 
(Deadbeat Controller) 
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The loop gain and phase of 
the resultant converter is 
shown in Fig. 9. 
The bandwidth of the 
resultant system is 978 Hz and 
the phase margin is 35". 
6.5 Control Algorithm 
A control algorithm should 
be designed and implemented 
by programming the DSP. The 
flow chart of the controller 
program is shown in Fig. 10. 
The value of duty cycle is 
calculated by the difference 
equation which is obtained by 
the aforementioned methods. 
6.6 Other Features 
Besides the function of 
output regulation, the digital 
controller can perform the 
functions of over-voltage 
protection and soft start. 
Over-voltage protection is 
implemented by continuous 
checking the output voltage. 
When it is over the pre-set 
Bandwidth 
( H 4  
PhaseMargin 
(degree) 
Gain at 
10 Hz 
Fig 10. Flow Chart 
Analog Discretized Digital PID Deadbeat 
Controller Analog Controller Controller 
1,150 590 963 978 
40 I O  45 35 
Controller 
32 19 40 15 
limit, the DSP will stop 
Designing the digital controller via analog design is 
simple and the control theory for continuous system can be 
applied. Therefore, discretization of analog controller is a 
good method for the designer who is familiar with analog 
design. However, this method gives an additional phase shift 
to the system, thus the performance of the resultant digital 
system is not as good as the continuous system. 
PID controller design is catered for the characteristic of 
the power converter, the design can remove the original 
poles of the open-loop power converter and relocates it to 
the optimum position, it is the reason why PID controller has 
the most satisfactory performance. 
The design of deadbeat controller is highly dependent on 
the accuracy of G(s) because the pulse transfer function is 
derived from the ZOH equivalent of G(s). For the deadbeat 
controller, the output error is forced to zero within two 
sampling periods, this usually requires a large variation of 
duty cycle. Since the range of duty cycle is limited, the 
requirement is not satisfied. Therefore the advantage of 
deadbeat controller is not obvious. 
8 Conclusions 
is successfully designed by three methods:- 
a) discretization of error amplifier compensation network; 
b) PID control; and 
c) Deadbeat control. 
The DSP controller designed by the above methods is 
capable of controlling the output of the converter. By loop 
gain and phase measurement, the performance of the DSP 
controller is evaluated. The result shows that PID control is 
the best design method for implementing the DSP controller. 
Since the controller is implemented by software, the design 
is simple and flexible. For this reason, soft start and 
over-voltage protection is easily implemented in the power 
converter. 
The DSP controller for a two wheeler forward converter 
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